Abstract-When a delta-sigma modulator (DSM) is placed before a class D switching stage the combination can be used to amplify time varying envelope signals. However a bandpass DSM is commonly employed and is required to have a sampling frequency approximately four times the carrier frequency. At RF or microwave frequencies proprietary hardware was previously needed to implement the DSM. However, it is shown here in simulation and from experimental measurement that a suitable DSM for class S power amplifiers can be implemented at RF and microwave frequencies using midrange FPGA technology.
INTRODUCTION
It has been forecast that co-design of DSP algorithms and power amplifier characteristics will lead to improved efficiency, linearity and wider operating bandwidths [1] . One example of this type of co-design is the class S PA. It can achieve high efficiency through DSP generation of the input signal to an efficient switched mode PA. In recent years there has also been increased interest in system on chip (SoC) design which involves incorporating a large number of electronic components on a single integrated circuit (IC). The aims of improved efficiency and linearity for a high frequency transceiver SoC design requires the integration of digital, analog, mixed signal and radio frequency functions in a single design. Publication of work on class S power amplification has increased with interest in finding suitable means of integrating the baseband DSP and RF front end functions of wireless devices. Class S PA theory is detailed in many sources including [2] and [3] , results of simulations for devices operated in current mode and voltage mode at high frequency are shown in [4] and [5] respectively. Experimental measurements for a complete design at RF frequencies are not yet available. This is because implementing a complete class S PA at high frequencies is a difficult task which supposes achieving high sampling frequencies for the delta-sigma modulation (DSM) stage.
Although previous implementations of the DSM for high frequency have been achieved these are expensive as they require fabrication and are often designed for signals at specific frequencies [6] . In this paper we present a reconfigurable platform to drive high frequency class S amplifiers using mid-range FPGA boards with embedded multi-gigabit serial links.
The remainder of this paper is organised into four sections. In Section II the circuit architecture is presented. Section III summarizes the current implementation results in terms of the FPGA resources and maximum achievable frequencies. In Section IV the results obtained from simulation of the class S PA using Matlab are presented along with the experimentally measured output from a Xilinx Virtex II Pro development board. Finally Section V ends with conclusions and details of future work on this topic.
II. THEORY
A typical Class S power amplifier is shown in Fig. 1 . A conventional design uses a bandpass DSM with a sampling frequency four times the carrier frequency of the transmit signal. Although this design has been demonstrated and shown to work well for low frequencies flexibility and cost are important issues as the frequency of operation increases up to and beyond RF frequencies.
In this paper a new approach is proposed to circumvent these limitations and allow design of the class S PA with a DSM sample frequency equal to a fraction of the output signal carrier frequency. The proposed amplifier is described as a combination of a lowpass or bandpass sigma-delta modulator in series with a mixing stage, a class D switch-mode power amplifier and finally a bandpass filter. This is a novel implementation using a frequency shifting stage and successfully integrates both the DSM and frequency shifting functions on the FPGA board.
Figure 2. Proposed Class S power amplifier testbench
Operation of the new design is as follows: A high resolution digital input signal is converted to a two or three level pulse width modulated digital signal by a lowpass DSM. Next a frequency shifting stage on the FPGA receives the DSM output and copies it to the multi gigabit transceiver (MGT) on the FPGA board. The signal data rate is adapted here to an RF frequency. This is achieved through digital mixing which is performed by processing the signal samples at this point with predetermined integer values. The differential Common-Mode-Logic (CML) signal at the output of the MGT is the high frequency signal needed to drive the switch mode amplifier stage. The final stages are described as a voltage mode class D amplifier with tuned output matching network. Either current mode class D (CMCD) or voltage mode class D (VMCD) designs can be used at this point with a suitable driving stage.
One of the methods explored to shift the centre frequency of the signal to RF frequencies on the FPGA involved serializing the output of the DSM and multiplication of this by a sequence of +1 -1. As depicted in Fig. 3 . The input signal of the DSM is generated by four direct digital synthesizers (DDS). Netlists and models for these circuits are generated automatically by the Xilinx core generator. Before compilation clock rate, spurious free dynamic range and frequency resolution are the main parameters set for the DDS blocks. The HDL description of the proposed architecture automatically adjusts the parameters to achieve the specified resolution. The outputs of the DDS are first added and pipelined to provide the maximum admissible clock rate for the DSM. Four DDS modules are used in this implementation but since this test bench architecture is designed to be scalable more DDS can be added. Although the DDS have multichannel capabilities parallelization is preferred to not limit the frequency and quality of the generated sine waves. A fourth order CRFB DSM design is used for the modulator. The coefficients for the DSM can be calculated first in Matlab and converted to powers of two values. The values can then be used in VHDL code describing the operation of the CRFB DSM.
The DDS and DSM modules run at the same clock frequency of approximately 106.25 MHz. To generate a
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bitstream in the GHz range however the proposed system takes advantage of the Rocket IO MultiGiga Bit Transceiver (MGT) hard core [7] which is embedded into the Virtex-II FPGA families. MGTs are commonly used for high speed digital data communication using standard formats (Aurora, Fibre Channel, etc.) For this test bench the MGT is configured in a custom mode that will act as a 20 bit shift register (hard fixed value). This hard core is clocked with a 106.25 MHz signal. Thus it multiplies by a factor of 20 the one bit DSM modulator output.
The frequency shifting module takes two bits from the DSM to adapt the data rate to 106.25 MHz. The output of these flip-flops are interspersed at the input of the MGT with the negated value for each bit pair. When the pattern is serialized by the MGT the differential Common-Mode-Logic (CML) signal at the output of the MGT is the RF signal required to drive the power amplification stages of the class S PA.
For this implementation of the test bench the configuration of the different modules is as follows:
• DDS modules -14 bit output -11 bits phase angle width -80dB spurious free dynamic range -0.024 Frequency resolution • 14 bit 4 th order CRFB DSM • 106.25 MHz clock rate for the DDS and DSM modules.
Subsequent to design entry and synthesis using the Xilinx design tools the resources required on the FPGA to implement the design can be checked and are presented for this example in Table I . The implementation results support the viability of the proposed system to validate and implement the novel class S PA approach. Using the four tones generated by the DDS modules, less than 3% of the FPGA general purpose resources are used. Thus with this optimized approach there remain a lot of resources free on the FPGA board which may be used in future expansions of a test bench for switch mode PA design and evaluation. The implementation reported here uses the XUP Virtex-II Pro development board. The low cost of this board for research institutions enables the possibility of having multiple prototypes and enhancements on this design.
IV. SIMULATION AND MEASUREMENT
The proposed architecture is first simulated in Matlab to validate coefficient values for the chosen DSM at the required frequency of operation. The sampling frequency of the DSM stage is 106.25 MHz, the bandwidth of the transmit signal is 2.4 MHz and the final output sampling frequency chosen was set at 2.125 GHz. Coefficients for a 4 th order CRFB structure for these frequencies are first calculated to be:
a= In this paper a new approach is proposed to allow design of the class S PA with a DSM sampling frequency equal to a fraction of the carrier frequency. This enables easy integration of the switch mode power amplifier for SoC designs, for example the ability to implement baseband predistortion on the FPGA prior to modulation. In the short term it is offered as an effective, low cost and reconfigurable testbench for further research in this area. It is planned to extend this work to test the performance of various switch mode power amplifier stages.
